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Abstract
This paper presents a new scheme for the hardware evaluation of functions
in fixed-point format, for precisions up to 30 bits. This scheme yields an ar-
chitecture made of four look-up tables, a multi-operand adder, and two small
multipliers. This new method is evaluated and compared with other pub-
lished methods.
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Résumé
Cet article présente un nouvel algorithme pour l’évaluation de fonctions en
virgule fixe, pour des précisions allant jusqu’à 30 bits. Cet algorithme est basé
sur une architecture composée de 4 lectures de tables, un additionneur multi-
opérandes et de deux petits multiplieurs. Cette nouvelle méthode est évaluée
et comparée avec de précédents algorithmes.
Mots-clés: Tables biparties, méthodes à base de tables et d’additions, tables multiparties,
Fonctions élémentaires
1 Introduction
Table-based methods for the hardware evaluation of functions have been the subject of much re-
cent attention [1, 3, 4, 7, 9]. They allow to compute commonly used functions with low accuracy
(currently up to 24 bits) with significantly lower hardware cost than that of a straightforward
table implementation, while being faster than shift-and-add algorithms à la CORDIC or polyno-
mial approximations. They are particularly useful in digital signal or image processing, and also
for providing initial seed values to iterative methods such as the Newton-Raphson algorithms
for division and square root [6] which are commonly used in the floating-point units of current
processors.
This paper introduces a new table-based scheme for computing elementary functions. While
the bi- or multi-partite methods are based on a first-order approximation of the function, this
scheme uses fifth-order terms of the Taylor expansion, which should allow better accuracy with
the same amount of hardware. The tradeoff is that this scheme involves small multipliers. We
explore a range of implementation tradeoffs and compare them with previously published archi-
tectures for the evaluation of functions.
This paper is organized as follows: In Section 2, we examine some table-and-addition meth-
ods. Section 3 presents the principle and gives a bound on the mathematical approximation error
of the proposed method. Section 4 discusses implementation issues such as rounding, and gives
actual data for some functions which are compared to previously published results. Section 5
discusses future research directions.
2 Previous Work
2.1 Multipartite method
First presented by Das Sarma and Matula [1] in the specific case of the reciprocal function, this
method has been generalised independently by Schulte and Stine [9] and Muller [7], and finally
by Dinechin and Tisserand [3]. It consists in a piecewise first-order approximation to the function
where the multiplications are avoided by storing approximated products in specific tables. It
typically allows faithfully rounded functions for 16 bits of precision in a few Kbytes of tables and
a small multi-operand adder.
2.2 Other table-and-addition methods
Hassler and Tagaki [4] decompose a polynomial approximation to the function as a sum of prod-
ucts of bits of the input word. The set of these partial products is heuristically decomposed into
subsets which are stored in tables, and added in a multi-operand adder. Another method is given
by Wong and Goto [10], where additions are performed before and after the table look-ups. Al-
though these two methods consider higher-order terms, they have been shown to produce larger
and slower architectures than the generalized multipartite method, and they are cited for refer-
ence only.
2.3 Higher-order methods
The exponential size of table-based architectures renders them impractical for precisions higher
than 24 bits. Bruguera, Piñeiro and Muller have therefore presented an architecture based on a
second-order approximation using a multiplier and a dedicated squarer unit [8]. Liddicoat and
Flynn [5] similarly propose an architecture for computing the reciprocal (whose Taylor expansion
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involves only unit coefficients) using several xk units in parallel, followed by a multi-operand
adder.
The method presented here is intermediate between table-and-addition methods and multiplication-
based methods.
3 A table-based method with small multipliers
3.1 Mathematical approximation
Throughout this paper we want to evaluate f(x). We assume x ∈ [0, 1[ is an n-bit fixed point
format with n = 4k + p. We can thus write x = x0 + x12−k + x22−2k + x32−3k + x42−4k, where
the xi’s are k-bit numbers belonging to [0, 1[, except for x4 that is a p-bit numbers such that p < k.
We have:
x = x0 x1 x2 x3 x4
The method consists in writing an order-5 Taylor expansion of f at x0, and keeping only the
terms relevant to the target accuracy that is 2−4k+p. We get:
f(x) = f(x0) (T0)
+ [x − x0]f ′(x0) (T1)
+ 12 [x − x0]2f ′′(x0) (T2)
+ 16 [x − x0]3f ′′′(x0) (T3)
+ 124 [x − x0]4f (4)(x0) (T4)
+ 1120 [x − x0]5f (5)(x0) (T5)
+ ε1
(1)
The error committed is ε1 = 1720 ([x12
−k+x22−2k+x32−3k+x42−4k]6)f (6)(ζ1) < 17202
−6k max |f (6)|
In equation (1), we expand the term (T1) = [x − x0]f ′(x0) as follow:
(T1) = [x − x0]f ′(x0)
= x12−kf ′(x0)+
x22−2kf ′(x0)+
x32−3kf ′(x0)+
x42−4kf ′(x0)
Now let us focus on terms (T2) = 12 [x − x0]2f ′′(x0), (T3) = 16 [x − x0]3f ′′′(x0), (T4) = 124 [x −
x0]4f (4)(x0) and (T5) = 1120 [x − x0]5f (5)(x0) from equation (1). We have:
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(T2) = 12x
2
12
−2kf ′′(x0)+
x1x22−3kf ′′(x0)+
x1x32−4kf ′′(x0)+
1
2x
2
22
−4kf ′′(x0)+
x2(1/2)2−5kf ′′(x0)+
1
2x1(1/2)2
−5kf ′′(x0) + ε2
(T3) = 16x
3
12
−3kf ′′′(x0)+
1
2x
2
1x22
−4kf ′′′(x0)+
1
2x
2
1x32−5kf ′′′(x0)+
1
2x1x
2
22
−5kf ′′′(x0) + ε3
(T4) = 124x
4
12
−4kf (4)(x0)+
1
6x
3
1x22
−5kf (4)(x0) + ε4
(T5) = 1120x
5
12
−5kf (5)(x0) + ε5
with ε2 < 122
−5k max |f ′′|, ε3 < 132−6k max |f ′′′|, ε4 < 1242−6k max |f (4)| and ε5 < 11202−6k max |f (5)|.
We obtain the multiplicative table-based formula by rewriting Equation (1) as follows:
f(x) = A(x0, x1) + B(x0, x2)+
C(x0, x3) + D(x0, x4)+
x2 × E(x0, x1)+
x32−k × E(x0, x1) + εf
(2)
where
A(x0, x1) = f(x0) + x12−kf ′(x0)+
1
2x
2
12−2kf ′′(x0)+
1
6x
3
12
−3kf ′′′(x0)+
1
24x
4
12−4kf (4)(x0)+
1
120x
5
12
−5kf (5)(x0)+
1
2x1(1/2)2
−5kf ′′(x0)+
B(x0, x2) = x22−2kf ′(x0)+
1
2x
2
22
−4kf ′′(x0)+
(1/2)x22−5kf ′′(x0)
C(x0, x3) = x32−3kf ′(x0)
D(x0, x4) = x42−4kf ′(x0)
E(x0, x1) = x12−3kf ′′(x0)+
1
2x
2
12
−4kf ′′′(x0)+
1
6x
3
12
−5kf (4)(x0)+
1
2x1(1/2)2
−5kf ′′′(x0)
εf ≤ ε1 + ε2 + ε3 + ε4 + ε5
≤ 17202−6k max |f (6)| + 122−5k max |f ′′|+
1
32
−6k max |f ′′′| + 1242−6k max |f (4)|
1
1202
−6k max |f (5)|
≤ 2−5k [ 12 max |f ′′| + 13 max |f ′′′|+
1
24 max |f (4)| + 1120 max |f (5)|+
1
720 max |f (6)|+
]
Hence, f(x) can be obtained by performing 2 multiplications and adding six terms with an
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error less than εf . The size of the tables where all these terms are looked-up from, depend heavily
of the function we consider. We will discuss about it in the Section 4.2.
It must be noticed that the proposed method exploits derivative properties of functions. The
successive derivatives must decreased rapidly enough to make removed terms insignificant com-
pared to the one we kept.
4 Implementation
An abstract architecture for the multiplicative method is presented on Figure 1. It is very similar
to the multipartite architecture of [3], with the exception of the two multipliers.
k k k k p
4k+
p+g
2k+
p+g
k+
p+g
k+
p+g p+g p+g
4k+p
x x x0 1 2 3x
C DBAETables
Multi−operand adder
Small multipliers
Input word
Rounding
x4
k+p+g
Figure 1: The abstract architecture for the proposed scheme
4.1 Rounding errors
In addition to the approximation errors considered in the previous section, this architecture in-
volves several sources of rounding error:
• The tables have to be filled with fixed-point values which are the previous mathematical
values rounded to some precision.
• Similarly, the output of the multipliers have to be rounded to the target precision.
• These approximation errors, and the approximation error, require us to compute with an
internal precision which is higher than the final required precision. We classically use g
additional bits of precision (or guard bits).
• Then the result has to be rounded to the final precision afer the final addition (with an error
at worst of an half LSB).
Therefore, the table sizes needed are such that:
Size(A[x0, x1]) ≤ 22∗k(4k + p + g)
Size(B[x0, x2]) ≤ 22∗k(2k + p + g)
Size(C[x0, x3]) ≤ 22∗k(k + p + g)
Size(D[x0, x4]) ≤ 2p+k(p + g)
Size(E[x0, x5]) ≤ 22∗k(k + p + g)
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The multiplier used to multiply E with x2 is a (k) × (k + p + g) multiplier and the one used to
multiply E with x3 is a (k) × (p + g) one.
The number of guard bits is determined as the smallest value such that the sum of the ap-
proximation error and all the rounding errors is smaller than a LSB of the final result (faithful
rounding).
Note that the rounding of the multiplier results, as well as the final rounding, may be per-
formed by simple truncation (at no hardware cost), if corresponding correcting terms have been
added to the value used to fill the A table.
4.2 General results
The method presented above has been implemented in a C program. This program fills the table
and determines the total error (by enumeration) for increasing values of g, until faithful rounding
is achieved.
The table sizes for various functions generated by the program are presented in table 1. In
addition, we compared our results with the best known table size of generalized multipartite
methods [3].
Table Number of ref
f k p
size correct bits size
sin 3 2 2768 14 3712
[0, π/4[ 4 3 15040 19 29440
5 3 70528 23 138624
exp 3 2 3232 14 6272
[0, 1[ 4 3 16256 19 56320
5 4 82432 24 366080
2x − 1 3 2 3392 14 7168
[0, 1[ 4 3 18048 19 56320
5 4 89600 24 259584
Table 1: Table sizes and accuracy for 15-bit, 20-bit and 25-bit input operands
On tested functions we remark that the table size required by multiplicative table based method
is less than the one required by generalized multipartite method. The tables A, B, C, E have 2k
input bits, whereas table D have p+k input bits. For all of them the number of output bits is vari-
able and depends on the table, but also on the function. These tables are thus smaller than those
in the multipartite method (22n/5 words versus 2n/2), which compensates for the multipliers.
4.3 Targetting FPGAs
This method represents an important improvement over the multipartite method when targetting
last-generation FPGAs (Virtex II and Virtex Pro), which embed a large number of small (18×18 →
35 bits) multipliers. Their precision is more than enough for this scheme, and they allow a tree-
fold reduction on the table size at no cost since they are available on the chip. For small k it may
even be possible to use only one multiplier to compute the two products.
It should be noted that the tables can be further compressed by back-end logic optimization
tools. Previous work [2] has shown that a 20% improvement on the table size can be expected..
Finally, it is unclear how this method would compare to a (more straightforward) implemen-
tation of a function using a piecewise degree 2 or 3 polynomial evaluation exploiting the same
5
multipliers. To our knowledge, such an approach has not yet been published, and it is the subject
of current work.
4.4 Targetting VLSI
When targetting VLSI, the comparison with multipartite tables resumes to trading look-up table
silicon for multiplier silicon. To be fair, it should be noted that an actual VLSI implementation
will be somewhat different from what appears on Figure 1:
• A multiplier classically consists of a partial product array, a carry-save reduction tree, and
a final adder. In our architecture there will be only one final adder at the end of the multi-
operand adder. Besides, for a k × k or a 2k × k multiplication, the depth of the reduction
tree will be very small in the overall critical path. Altogether the additional latency due to
the multipliers should be very small.
• Our approach of truncating the result of a full multiplier is certainly justified on FPGAs
where these full multipliers are present. However, in VLSI, it is probably more area- and
delay-efficient to truncate the partial product array. The rounding error will be higher,
maybe requiring more guard bits, but the overall speed and area should be reduced. The
study of this trade-off remains to be done.
5 Extensions and future work
One can remark that tables C[x0, x3] = x3 ∗ 2−3k ∗ f ′(x0) and D[x0, x4] = x4 ∗ 2−4k ∗ f ′(x0) store
the same values. Therefore, we can reduce the overall table size required by storing only the C
table. In this scheme, values previously stored in D will be look-up from table C address with
(x0, x4) followed by a k-bit shift. The saving in space is small (about 1/13th of the table size) and
will probably not be justified.
The multiplicative methods presented in Section 3 is based on an order-5 Taylor expansion
with an input word equally split into 5 sub-word. This method can be tuned by increasing the
order of the Taylor expansion, by relaxing the strict 4k + p splitting we have used, or by centering
approximations. It will lead to an improvement in table size and/or in accuracy similar to that
obtained by generalized multipartite methods [3] compared to previous multipartite methods
[1, 7, 9]. The drawback is that the nice Taylor formulae have to be replaced with more general
polynomial approximations (minimax or similar).
In general, there are many tradeoffs which can be obtained by increasing the number of small
multipliers. It is part of our future investigation.
6 Conclusion
We have presented yet another method for approximating arbitrary functions up to single preci-
sion (24-bit) using moderate table size. The table size is reduced up to tree-fold compared to the
best previously published table-and-addition methods, at the expense of two very small multipli-
ers. This method has been implemented in a C program where the function, the input and output
accuracy can be specified. This method is clearly well suited when targetting FPGAs embedding
small multipliers, and probably offers good VLSI potential.
Future work include FPGA and VLSI synthesis and actual hardware comparisons, and the
work described in section 5.
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